

AMENDMENTS TO THE CLAIMS

This listing of claims will replace all prior versions, and listings of claims in the application.

Listings of Claims:

1. (Currently Amended) A method, comprising ~~steps of~~:
transferring a data block between a flash memory and a memory controller; and
computing an ECC for said data block while transferring the data block.
2. (Original) The method of claim 1, wherein transferring the data block comprises transferring the data block between a NAND Flash memory and the memory controller.
3. (Original) The method of claim 1, further comprising:
storing a first portion of the ECC in a first register; and
storing a second portion of the ECC in a second register if the first register is full.
4. (Original) The method of claim 3, wherein storing in a second register comprises selecting the second register using a switching mechanism.
5. (Original) The method of claim 1, wherein computing the ECC comprises performing the exclusive-or function.
6. (Currently Amended) A system, comprising:
a flash memory;
a controller coupled to the flash memory; and
wherein said controller is configured to shift a data block between the flash memory and the controller while computing an ECC for said data block.
7. (Original) The system of claim 6, wherein the flash memory is a NAND Flash memory.

8. (Currently Amended) The system of claim 6, ~~further comprising: wherein the system is configured to~~

~~storing~~ store a first portion of the ECC in a first register; and

~~storing~~ store a second portion of the ECC in an alternate register if the first register is full.

9. (Currently Amended) The system of claim 8, wherein the controller is configured to transfer contents of all registers to memory if all registers are full.

10. (Currently Amended) The system of claim 8, further comprising a switch configured to select the alternate register.

11. (Currently Amended) The system of claim 6, wherein the controller is configured to ~~computing~~ compute the ECC ~~comprises while~~ performing the exclusive-or function.

12. (Previously Presented) A system comprising:

a means for storing a data block;

a means for controlling the data block;

a means for computing an ECC of the data block; and

a means for shifting the data block between the means for storing and the means for controlling while computing an ECC for said data block.

13. (Original) The system of claim 12, wherein the means for storing is a NAND Flash memory.

14. (Currently Amended) The system of claim 12, ~~further comprising: wherein the system is configured to~~

~~storing~~ store the ECC in a first register; and

~~storing~~ store the ECC in an alternate register if the first register is full.

15. (Currently Amended) The system of claim 12, ~~wherein the system is configured to transferring-transfer~~ contents of at least one register to memory if all registers are full.
16. (Currently Amended) The system of claim 14, further comprising a switch ~~configured to~~ select the alternate register.
17. (Currently Amended) The system of claim 12, wherein ~~the system is configured to computing-compute~~ the ECC ~~comprises-while~~ performing the exclusive-or function.
18. (Currently Amended) A memory controller ~~adapted-configured to~~ couple to a memory, comprising:
a memory interface; and
an ECC engine ~~that computes-configured to compute~~ an ECC while transferring a data block between the ECC engine and memory.
19. (Currently Amended) The memory controller of claim 18, further comprising:
a switching mechanism coupled to the ECC engine; and
a register bank coupled to the switching mechanism, comprising at least one register;
wherein the ECC engine ~~stores-configured to store~~ the ECC in a register selected by the switching mechanism, the register having space available for ECC storage.
20. (Currently Amended) The memory controller of claim 18, wherein ~~the controller is configured to transferring-transfer~~ a data block ~~comprises-while~~ transferring the data block between the ECC engine and a flash memory.
21. (Currently Amended) The memory controller of claim 18, wherein ~~the controller is configured to transferring-transfer~~ a data block ~~comprises-while~~ transferring the data block between the ECC engine and a NAND Flash memory.

22. (Currently Amended) The memory controller of claim 18, wherein the ECC engine is configured to ~~transfers~~ transfer a data block by reading the data block from memory.

23. (Currently Amended) The memory controller of claim 18, wherein the ECC engine is configured to ~~transfers~~ transfer a data block by writing the data block to memory.

24. (Previously Presented) The system of claim 8, wherein the first register is in the controller.

25. (Previously Presented) The system of claim 8, wherein the alternate register is in the controller.

26. (Previously Presented) The system of claim 10, wherein the switch is in the controller.